It can be used to take a Lattice device design completely through the design process, from concept to device JEDEC or Bitstream programming file output.
It can be used to take a Lattice device design completely through the design process, from concept to device JEDEC or Bitstream programming file output.