Work with Lattice CPLD programming projects in a specialized environment for simplifying design efforts with pre-tested reusable functions, optimized IP core algorithms, concept templates, configurable and previewable output files and multiple supported logic families.
It can be used to take a Lattice device design completely through the design process, from concept to device JEDEC or Bitstream programming file output. Details about the programmable logic families supported with ispLEVER Classic are below.ispLEVER Classic is the design environment for Lattice CPLDs and mature programmable products.
Comments